| |
PART I |
|
| 1. |
Modern Computer Organization |
10% |
| |
Introduction
|
|
| |
Man and computing User and Computer
|
|
| |
Computer Organization
|
|
| |
Main Memory
|
|
| |
CPU operation
|
|
| |
Interrupt Concept
|
|
| |
Bus Concept
|
|
| |
Computer Types
|
|
| |
Booting sequence
|
|
| 2. |
CPU Architecture and Instruction Set |
15% |
| |
Introduction
|
|
| |
CISC vs. RISC,
|
|
| |
Introduction set Design (excluding flowcharts) |
|
| |
Addressing Modes |
|
| |
Data representation |
|
| |
Binary data Delivering negative news effectively |
|
| 3. |
Computer Arithmetic |
20% |
| |
Introduction |
|
| |
Gates: - AND, OR, NOT, NAND, NOR, XOR |
|
| |
Flip- Flops:- D, JK
|
|
| |
Decoder
|
|
| |
Encoder
|
|
| |
Multiplexer
|
|
| |
Demultiplxer
|
|
| |
Fixed point arithmetic:- Sign Extension
|
|
| |
Integer Addition:- Unsigned addition (excluding Adders)
|
|
| |
Signed two’s complement addition
|
|
| |
Integer Subtraction (excluding Circuits)
|
|
|
Integer Multiplication: - Multiplication of unsigned and signed numbers (excluding diagrams), 2’s complement Multiplication
|
|
|
Integer division:- Division of unsigned integers, Floating Point Arithmetic |
|
| 4. |
Processor design and Data Path
| 5% |
|
Processor design Process
|
|
|
Main Memory Interface
|
|
| 5. |
Main Memory Design
|
10% |
|
Introduction
|
|
|
Memory Parameters
|
|
|
Classification of Memory
|
|
|
Main Memory Allocation
|
|
| 6. |
Memory Management techniques
|
10% |
|
Introduction
|
|
|
Memory hierarchy
|
|
|
Main memory drawbacks
|
|
|
Instruction prefetch (excluding sum ),
|
|
|
Cache Memory |
|
|
Principle of cache |
|
|
Hit and Miss |
|
|
Direct mapping |
|
|
Associative Mapping |
|
|
Set-Associative mapping |
|
|
Cache replacement |
|
|
Cache write policy |
|
|
Multi-level cache |
|
|
Associative Memory |
|
| |
PART II |
|
| 1. |
Introduction to Microprocessors |
10% |
| |
Evolution
|
|
| |
single-chip microcomputer
|
|
| |
embedded microprocessors
|
|
| |
micro-programming
|
|
| |
RISC and CISC processors
|
|
| 2. |
16-bit Intel Microprocessor |
15% |
| |
Intel -8086
|
|
| |
pin description minimum and maximum modes
|
|
| |
operating modes
|
|
| |
register organization
|
|
| |
BIU and EU
|
|
| |
interrupts
|
|
| |
addressing modes
|
|
| 3. |
Other Microprocessors |
5% |
| |
Pentium
|
|
| |
Pentium Pro
|
|
| |
Alpha
|
|
| |
Cyrix
|
|
| |
MIPS
|
|
| |
Sun’s SPARC
|
|
| |
AMD
|
|
|
TEXT BOOK: |
|
|
PART I |
|
|
COMPUTER ARCHITECTURE AND ORANIZATION By B Govindarajalu |
|
|
PART II |
|
|
Advanced Microprocessor and Interfacing ( 30 % ) Authr : Badri Ram |
|